Components
Logic Gates
AND
OR
XOR
NOT
NAND
NOR
XNOR
I/O & Advanced
INPUT
OUTPUT
SWITCH
LED
CLOCK
7SEG
SPLIT
JOIN
DEC
Memory
DFF
Custom
Undo
Redo
Settings
Clear
Save Component
Run Simulation
Stop
Main Circuit
Select (Esc)
Save
Load
Import Verilog
Import XLS
Properties
Select a component...
Trace
Tests
Log
+ Add Test Case
Run All Tests
Test Name
Inputs
Expected Outputs
Result
Actions
Settings
Invert Zoom Direction
Include Undo History in Save
Close
Confirm
Are you sure?
Cancel
Yes, Clear